

LESSON PLAN

Period	Date (Tentative)	Topic	Unit No.	Teaching Methodology	Remarks	Corrective Action Upon Review
		<u>UNIT-I</u>				
		<u>operational Amplifiers</u>	I			
1	17.10.13	General considerations one stage op-amps, two- stage op-amp gain		CR		
2	18.10.13	Boosting stage compensation 1/p range limitation Slew rate		CR		
		<u>CURRENT MIRRORS</u> <u>SINGLE STAGE AMPLIFIERS</u>	I			
3	18.10.13	simple CMOS, BJT current mirror		CR		
4	24.10.13	curcote wilson winder current mirror		CR		
5	25.10.13	common source follower common gate Amplifier		CR		
		<u>NOISE</u>	I			
6	25.10.13	Types of noise, Thermal noise Flicker noise Noise in op-amp		CR		
7	30.10.13	noise in common source stage & noise Bandwidth		CR		
		<u>UNIT-II</u>	II			
		<u>PHASE locked loop design</u>				
8	31.10.13	PLL concept & PLL Loop in the Locked Range condition		CR		
		Integrated circuits, PLL's phase detector				
9	01.11.13	VCO core study, Analysis of 560B monolithic PLL		CR		

LESSON PLAN

Period	Date (Tentative)	Topic	Unit No.	Teaching Methodology	Remarks	Corrective Action Upon Review
		<u>UNIT - III</u>				
		<u>SWITCHED CAPACITOR CIRCUITS</u>	<u>III</u>			
10	01.11.13	Basic Building Block op-amp capacitor switches		CR		
		non-overlapping capacitors				
11	07.11.13	Basic operation and Analysis - register equivalence of switching capacitor		CR		
12	08.11.13	Passive realization Integrator and passive Integrator		CR		
		Signal Flow Graph Analysis				
13	08.11.13	First order Filter using switching, full differential		CR		
		filters charged Injection				
14	21.11.13	switched capacitor gain circuits, parallel resistor capacitor circuit		CR		
15	22.11.13	precision voltage gain circuit, other switched capacitor circuits, full wave rectifier peak detector, sinusoidal oscillator		CR		
		<u>UNIT - IV</u>	<u>IV</u>			
		LOGIC FAMILIES AND CHARACTERISTICS				
16	22.11.13	CMOS, TTL, ECL Logic Families		PPT		
17	27.11.13	CMOS/TTL Interfacing comparison of Logic Families		PPT		

LESSON

Period	Date (Tentative)	Topic	Unit No.	Teaching Methodology	Remarks	Corrective Action Upon Review
		<u>UNIT-IV</u> <u>COMBINATIONAL LOGIC</u> <u>DESIGN USING VHDL</u>	<u>IV</u>			
18	28.11.13	VHDL modelling for Decoder, Encoder multiplexer		PPT		
19	29.11.13	Computation Adder and subtract		PPT		
		<u>SEQUENTIAL DESIGN</u> <u>using VHDL</u>	<u>IV</u>			
20	29.11.13	VHDL modelling for latch, DFFs counter, Shift Register		PPT		
21	05.12.13	FSM, ASM chart		PPT		
		<u>UNIT-V</u>				
		<u>DIGITAL INTEGRATED</u> <u>SYSTEMS BUILDING BLOCKS</u>	<u>V</u>			
22	05.12.13	Multiplexer and Decoder		PPT		
23	06.12.13	Barrel shifter, Counter Digital single bit Adder		PPT		
		<u>MEMORIES</u>	<u>V</u>			
24	11.12.13	Rom Internal structure 2n-decoding counter type timing and Application		PPT		
25	12.12.13	RAM Internal structure		PPT		
		<u>CPLD</u>	<u>V</u>			
26	13.12.13	Ac 9500 series family CPLD structure CLB Internal structure		PPT		
27	13.12.13	I/O Block Internal structure		PPT		

Period	Date (Tentative)	Topic	Unit No.	Teaching Methodology	Remarks	Corrective Action Upon Review
		<u>FPGA</u>	<u>V</u>			
28	19-12-13	Conceptual Overview of FPGA		PPT		
29	20-12-13	Classification Based on CLB Internal Architecture				
		I/O Block Architecture		PPT		
		<u>UNIT-VI</u>				
		<u>COMPARATORS</u>				
30	20-12-13	Wing of-Amp dr a Comparator, Charge	<u>VI</u>	CR		
		Injection error latch comparator				
		<u>NYQUIST RATE D/A CONVERTERS</u>	<u>VI</u>			
31	26-12-13	Decoder Based counters Register String converter		CR		
32	27-12-13	Folded Register, String converter, Binary scaled converter		CR		
33	28-12-13	Binary weighted Register converter, Reduced		CR		
		Rishna Ratio Ladder				
34	03-01-14	R-2R Based converter Thermo meter code		CR		
		without mesh D/A converter				
		<u>NYQUIST RATE A/D CONVERTER</u>	<u>VI</u>			
35	04-01-14	Integrating converter, Successive approximation		CR		
		converter				
36	04-01-14	DAE Based Successive Approximation, Flash converter		CR		
		Time Interleaved A/D converter				